Study of non-IEEE-754 floating-point arithmetic behavior is hardware accelerators, based on methodology developed by collaborators at the University of Leeds (UK). The principal collaborator is Dr. Mantas Mikaitis.